SERVICE MANUAL MODEL C64 COMPUTER SEPTEMBER 1985 PN-314001-02

Commodore Business Machines, Inc. 1200 Wilson Drive, West Chester, Pennsylvania 19380 U.S.A.

> Commodore makes no expressed or implied warranties with regard to the information contained herein. The information is made available solely on an as is basis, and the entire risk as to quality and accuracy is with the user. Commodore shall not be liable for any consequential or incidental damages in connection with the use of the information contained herein. The listing of any available replacement part herein does not constitute in any case a recommendation, warranty or guaranty as to quality or suitability of such replacement part. Reproduction or use without expressed permission, of editorial or pictorial content, in any matter is prohibited.

This manual contains copyrighted and proprietary information. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Commodore Electronics Limited.

Copyright $\textcircled{\mbox{\scriptsize C}}$ 1985 by Commodore Electronics Limited. All rights reserved.

CONTENTS

()

Title	Page
SPECIFICATIONS	1
PRODUCT PARTS LIST	2
BLOCK DIAGRAM	3
CIRCUIT THEORY	
POWER SUPPLY	4
RESET LOGIC	5
CLOCK CIRCUITS	6
I/O, ROM, EXPANSION PORT	7
RAM CONTROL LOGIC	8
5 PIN VIDEO AND AUDIO OUTPUTS	9
8 PIN VIDEO AND AUDIO OUTPUTS	10
CASSETTE INTERFACE	11
KEYBOARD, JOYSTICK & PADDLE INTERFACES	12
SERIAL INTERFACE, USER PORT	13
TROUBLESHOOTING GUIDE	14
BOARD IDENTIFICATION	17
PCB ASSEMBLY #326298-01	
BOARD LAYOUT	18
PARTS LISTS	19,20
PIN ASSIGNMENTS	21
SCHEMATIC #326106	21,22
PCB ASSEMBLY #250407-04	
BOARD LAYOUT	23
PARTS LIST	24,25
MODULATOR SCHEMATIC #251025	26
SCHEMATIC #251138	26,27
PIN ASSIGNMENTS	27
PCB ASSEMBLY #250425-01	
BOARD LAYOUT	28
PARTS LIST	29,30
MODULATOR SCHEMATIC #251696	31
SCHEMATIC #251469	31,32
PIN ASSIGNMENTS	32

5

 $(\frown$

5

C64 | COMPUTER

GENERAL DESCRIPTION	• The "All Purpose" Commodore 64 is the complete computer for education, home or small business applications. Supported by quality peripherals and a full range of software, the Commodore 64 is perfect for the family. No other computer can offer such variety of uses and applications at such an affordable price.
MEMORY	• 64K RAM
ROM	 20K ROM Standard (includes operating system and BASIC interpreter)
MICROPROCESSOR	6510A Microprocessor—1.02 MHz clock Compatible with the 6502
DISPLAY	40 Columns X 25 lines of text
COLORS	 16 Background, border and character colors
CHARACTERS	 Upper & lower case letters, numerals and symbols Reverse characters All PET graphic characters
DISPLAY MODES	 Text characters High resolution graphics
RESOLUTION	• 320 X 200 Pixels
SPRITES	 8 independent sprites Each consists of 24 X 21 pixels and up to 4 colors Each independently expandable horizontally and vertically Collision detection for sprite to sprite and data to sprite collisions
SOUND	 6581 Sound Interface Device includes 3 independent tone generators—each with 9 octaves Each voice includes programmable ADSR generator (Attack, Decay, Sustain, Release) and control of sawtooth, triangle, square, variable pulse and noise waveforms Full filtering capabilities with low, high and band pass filters External sound, input
KEYBOARD	Full size typewriter style design
KEYS	 66 Keys total 2 Cursor control keys 4 Function keys (up to 8 user defined/programmable functions possible) Upper and lower case character set Graphic character set
INPUTS/OUTPUTS	User port Serial port ROM cartridge port Joystick/ paddle port Video port C1530 Cassette drive interface port
FEATURES	 Built-in BASIC 2.0—over 70 commands, statements and functions Full screen editor
PERIPHERALS	C1541 Disk drive C1530 Datasette MPS 801 Dot matrix printer MPS 802 Dot matrix printer MPS 803 Dot matrix printer DPS 1101 Daisey wheel printer C1520 Plotter/Printer C1702 Color monitor CM141 Color monitor
POWER REQUIREMENTS	• 120 Volts, 60 Hz
	Specifications subject to change without notice.

:

PARTS LIST C-64

PLEASE NOTE: Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. will be available in manual form through the Service Department in November of 1984. Unique or non-standard parts will be stocked by Commodore and are indicated on the parts list by a "C".

TOP CASE ASSY

Top Case	C 326113-01
Keyboard	C 326166-02
LED Plate	C 326160-01
Nameplate	C 326161-01
Lamp Holder Set	C 903820-03
LED Assembly	C 1001039-01

BOTTOM CASE ASSY

Bottom Case	C 326114-01
Foot, Self-Adhesive	Ć 950157-04
PCB Shield Plate	C 326131-01
PCB Insulation Sheet	C 326288-01

ACCESSORIES


Users Manual	C 320974
Power Supply	C 251053-02
RF Cable	C 326189-01
Switch Box	C 904778-01

C-64 BLOCK DIAGRAM

5

(

•



:

There are three versions of the C64. The C64 with a five pin connector video output (326106), The C64 with an eight pin connector video output (251138), and the C64B which has improved system clock circuit design (251469). Most circuit theory explanations will be the same for all three versions. Refer to schematic 326106 unless noted otherwise.

The Power Supply.

The external power supply generates a regulated 5VDC and 9VAC. 5VDC is applied to pins 5 and 1 of CN7 on the C64 pcb. Filtered by L5,C97, and C100 it is then controlled by on/off switch S1. This 5VDC output supplies the microprocessor logic.

9VAC is applied to pins 6 and 7 of CN7 on the C64 pcb. +12VDC, +5VDC CAN and 9VDC unregulated are outputs that are derived from this 9VAC supply. The 9VAC supply is made available on pins 10 and 11 of the USER PORT CN2.

12VDC Generation


9VAC is added to 9VDC through CR6, and rectified by CR5. The unregulated DC output is filtered by C88 and C89 then regulated at 12VDC by VR1. The regulated output is filtered by C57 and C59. The 12VDC supplies the VIC and SID IC, and the audio amplifiers.

+5VDC CAN Generation


9VAC is rectified by CR4. The unregulated DC output is filtered by C19, and C95 then regulated at 5VDC by VR2. The regulated output is filtered by C102 and C103. The output called 5VDC CAN is separated and individually filtered into two outputs called Vvid and Vc. Vvid is the 5VDC supply for the video circuits, and Vc is the 5VDC supply for the clock circuits.

9VDC Unregulated Generation.

CR4 rectifies the 9VAC input. The output is 9VDC unregulated. This supply powers the cassette motor transistor amplifier circuits, and the RF modulator on the C64B version.



.




//

5

Reset Logic Circuits.


U20 is a 556 IC timer configured as a one shot multivibrator. The output pulse width is determined by the size of R34 and C24. Pulse width = $1.1 \times R34 \times C24 \approx .5$ seconds. The output on pin 9 is "high" active. The output of U8 is "low" active. Reset initializes all the processor logic and causes the processor to load the program counter register with the address of the first instruction of the operating system program called the KERNAL. The starting address is stored in locations \$FFFC and \$FFFD. The first instruction is decoded and executed giving KERNAL control of the computer operations. The reset pulse occurs when turning the power on to the computer.

....




The C64 Clock Circuits.

Crystal Y1 develops a 14.31818MHz fundamental frequency clock signal. U31 is a Dual Voltage Controlled Oscillator. The output on pin 10 is a 14.31818 MHz clock signal called the color clock. R27 can be adjusted to obtain exact output frequency. U30 is a frequency divider that outputs a 2MHz signal on pin 6. U29 is a D flip flop which outputs a 1MHz signal on pin 9. U32 is a Phase/Frequency Detector which compares the output of the U29 to the phase 0 clock, and outputs a dc voltage on pin 8 that is proportional to the phase difference between the inputs. The second half of the Dual Voltage Controlled Oscillator U31 generates an 8.1818MHz clock signal called the DOT Clock. The VIC IC divides the DOT clock by eight and outputs this as the phase 0 clock on pin 17. The output of the Phase/Frequency Detector is applied to the frequency control input pin 2 of U31. This causes tracking of the dot clock and the color clock because one input, pin 3 of U32, is the phase 0 clock which is derived from the dot clock, and the other input pin 1 of U32, is derived from the color clock.



The C64B Clock Circuits. Refer to schematic 251469

Crystal Y1 develops the fundamental 16MHz clock signal. U31 is a Clock Generator IC that outputs the 8.1818MHz DOT clock on pin 6, and the 14.31818 MHz color clock on pin 8.



I/O and ROM Address Decoding and Expansion Port.

I/O Address Decoding Logic.

U17 is a Programmable logic array (PLA). The output F5 on pin 12 called I/O goes "low" when any of the I/O devices controlled by U15 are selected. The addresses are listed below for each device.

VIC IC	\$D000 - \$D02E
SID IC	\$D400 - \$D7FF
Color Ram	\$D800 - \$DBFF
CIA1	\$DC00 - \$DC0F
CIA2	\$DD00 - \$DD0F
I/O 1	\$DEOO - \$DEFF
1/0 2	\$DF00 - \$DFFF
CIA1 CIA2 I/O 1	\$DC00 - \$DC0F \$DD00 - \$DD0F \$DE00 - \$DEFF

ROM Address Decoding.


Basic ROM resides at locations \$A000 - \$BFFF. The output F1 pin 17 of the PLA U17 goes "low" when the BASIC ROM is selected. The KERNAL ROM resides at locations \$E000 - \$FFFF. The output F2 pin 16 of the PLA U17 goes "low" when the KERNAL ROM is selected. The CHARACTER GENERATOR ROM resides at locations \$D000 - \$DFFF. The output F3 pin 15 of the PLA U17 goes "low" when the Character Generator ROM is selected.

The Expansion Port Connections.

The expansion port is an extension of the microprocessor address, data, and control bus. ROML decodes addresses \$8000 - \$9FFF, and ROMH decodes addresses \$E000 - \$FFFF. These are outputs from the PLA used to select the cartridge inserted in the expansion port. I/O 1 input from U15 decodes addresses \$DE00 - \$DEFF. I/O 2 output from U15 decodes addresses \$DF00 - \$DEFF.

			6	U7	906107 Roproc	-01 /
3		PIN				-2350K
		ASSIGNMENT			_	
	&1 - RDY - IRQ - NMI - AEC - VCC -	1 4 2 3 3 3 4 3 5 3	9 - Q2 B - R/W 7 - DB0 6 - DB1	1 2	01 RDY	Phase 1 clock input. This clock input is used to develop the internal overlapping phase 2 clock. 1 MegHz or 2 MegHz speeds. Single step operation input. A low applied will cause the processor to halt. The cur- rent address line being fetched will be on the address bug Open
	A0- A1- A2- A3- A4- A5-	6 34 7 34 8 33 9 32 10 31 11 30 12 29 13 28	4 DB3 3 DB4 2 DB5 DB6 DB7 P0	3	IRQ	Interrupt request input. When a low pulse is applied a jump to a location specified by the contents of FFFE and FFFF will oc- cur to service the interrupt if the interrupt
	A7- 1 A8- 1 A9- 1	13 28 14 27 15 26 16 25 17 24	P2 P3 P4	4	NMI	Non-maskable interrupt input. A low tran- sition will cause a jump to a location specified by FFFA and FFFB to a subseque
	A11-1 A12-1	8 23	-A15 -A14	5	AEC	tine which will service the interrupt. Address enable control input. A low ap- plied to will cause the address bus to enter hi impedance state, so other devices can control the address bus.
				6 7-20 22,23	VCC A0-A15	Address bus outputs. Unidirectional bus used to address memory and I/O deviace
	A	PIN SSIGNMENT		21 24-29	GND P0-P5	trolling the AEC input. Dc ground connection
i	-	1 28 2 27 3 26	–V _{CC} –I8 –I9			 I/O bidirectional port. This port can be controlled via memory locations 0000 and 0001. 0001 = Output register 0000 = Data dispute
	15- 4 14- 5	4 25 5 24	-l10 -l11	30-37	DBO-DB7	0000 = Data direction register Bidirectional data bus. This is the bus that passes the data to or from any I/O device or memory.
	3- 6 2- 7 1- 8 0- 9	22 21 21 20	-l12 -l13 -l14 -l15	38	R/W	Read/Write output. The processor gener- ates a low level when writing, and a high level when reading. This signal is usually decoded for read or write operations to
6	F7- 10 F6- 11 F5- 12 F4- 13 SND- 14	18 18 17 16	-CE -F0 -F1 -F2	39	02	Phase 2 output. The processor generates this clock signal from the phase 1 clock applied. The two clock signals are 180 degrees out of phase. The phase 2 dot
	U17	15 - 906114-01 GRAMMABLE	-F3	40	RES	is used in decoding I/O and memory on the positive half cycle. Reset input interrupt. A low pulse causes a jump to a subroutine specified by FFFC and FFFD, which will initialize all proces- sor controlled devices. This occurs during
	LOGIC	C ARRAY (PLA)				a power up sequence.


i



RAM Control Logic.


U13 and U25 are multiplexers. The address outputs from the microprocessor are passed to RAM via U13 and U25 when the output Address Enable Control (AEC) from the VIC IC is "high". When AEC is "low" the VIC IC outputs refresh addresses on pins 24 - 31. AEC goes "low" when the system clock, phase 2, is "low". Since all I/O decoding occurs when phase 2 is "high", refresh is transparent to the processor.

Eight 4164 DRAMS provide 64k bytes of memory. One 2114 RAM (U6) provides 512 bytes of memory allocated for screen color data storage.



5 Pin Video and Audio Output Circuits.


Pin 15 of the VIC IC is the sync/luminance output. Pin 14 is the color output. A composite video output is created by mixing sync/luminance and color. The composite output is applied to the RF modulator, and also passed to the monitor connector CN5 on pin 4. The color output is not made available on the monitor connector CN5 as on the 8 pin version, and the RF modulator mixes audio with the composite video producing the TV RF output, unlike the 8 pin version RF modulator which creates the composite video output.



8 Pin Video and Audio Output Circuits. Refer to schematic 251469

:


U19 is the Video Interface Chip (VIC). Sync (horizontal and vertical), and luminance (video) is output on pin 15. This signal is passed to pin 2 of the RF modulator. Color is output on pin 14, and passed to pin 3 of the modulator. Light Pen inputs are sensed by the VIC IC on pin 9. U18 is the Sound Interface Device IC (SID). The audio output is on pin 27, and audio input is on pin 26. The RF modulator mixes sync/luminance, color, and audio out, generating a TV composite signal on pin 5. The RF modulator also passes the VIC outputs to the monitor connector CN5. Audio out on pin 27 is amplified by Q2, and output on pin 3 of CN5. Audio in is applied to pin 5 of CN5, then to pin 26 of the SID IC. Inputs from paddles connected to one of the control ports are monitored by the SID IC on pins 23 and 24.



А,

The Cassette Interface Circuits.

U7 is a 6510 microprocessor. One of the features of the 6510 is a built in parallel I/O port (P0-P5). P3 - P5 control most of the cassette interface circuitry. P3 pin 26 of U7 outputs the write data signal to connector CN3 on pins E and 5. P4 is an input that senses the play switch depressed on the cassette deck. P5 is an output that controls the cassette motor. When P5 goes "low", Q2 cuts off, CR2 regulates Vb of Q1 at 7.5 volts, this forward biases Q1 and Q3, passing current through the cassette motor coil. U1 is a Complex Interface Adapter (CIA). Parallel ports, serial outputs, and Timers are standard features of the CIA. Read data enters on pins D, 4 of CN3. U1 accepts the read data signal on the FLAG input pin 24.



Keyboard, Joystick, and Paddle Interface Circuits.

Keyboard Interface.

U1 is a Complex Interface Adapter (CIA). Both parallel ports are used to decode the keyswitches on the keyboard. Parallel port A signals (PAO - PA7) are outputs. Parallel port B signals (PBO - PB7) are inputs. A "O" bit is shifted through the parallel port A, when a key is depressed on the keyboard, the "O" bit is returned on one of the parallel port B inputs. A program in the KERNAL ROM generates the shifting "O" bit output on parallel port A, and decodes the signals returning on the parallel port B inputs. Depressing the restore key causes U20 to trigger. U8 pin 6 goes "low" generating a Non-Maskable Interrupt (NMI) at the processor. This causes the processor to execute a subroutine which initializes the I/O Interfaces. If the STOP key is depressed at the same time, BASIC flags are also initialized.

PARTS LIST - PCB ASSEMBLY #326298 (Continued)

Ý

/

215

{

C - Indicates Commodore Stocked Part Numbers

CAPACITO	DRS (Contine	(beu	CAPACIT	CAPACITORS (Continued)			
C38	Ceramic	51.pF, 50V	C94	Electrolytic 10 µF, 25V, +50%	10		
C39	Ceramic	.1 μF, 50V	C95,96	Ceramic $.1 \mu\text{F}$, 50V	•		
C40-43	Ceramic	.22 μF, 50V	C97	Ceramic $.22 \ \mu\text{F}, 25\text{V}$			
C44		.47 μF, 50V, 20%	C98,99	Ceramic $.1 \ \mu\text{F}, 50\text{V}, 20\%$			
C45,46,47		.1 μF, 50V, 20 λ	C100	Ceramic $.22 \ \mu\text{F}, 25\text{V}$			
C48	Ceramic	1800 pF, 50V	C101	Ceramic $.1 \ \mu\text{F}, 50\text{V}, 20\%$			
C49		470 pF, 50V	C102	Electrolytic 10 μ F, 25V, +50%	- 10		
C50		.22 μF, 50V	C102	Ceramic $.1 \ \mu\text{F}$, 50V	, ,		
C51		.47 μF, 50V, 20%	C105	Ceramic $.1 \mu$ F, 50V			
C52,53	Ceramic						
C54		.22 μF, 50V	CONNEC	TORS			
C55	Ceramic	.1 μF, 50V		1			
C56		$.1 \ \mu F, 50V$	CN1	Header Assy, 20 Pin 903	3331-3		
C50 C57		$10 \ \mu\text{F}, 25\text{V}, +50\%,$	CN4	6 Pin Din C 90	3361-(
C37	Electrolytic	-10% $+50%$	CN5	5 Pin Din C 903	3362-(
C58	Commin		CN6	44 Pin Card Edge C 90	6100-		
C58 C59	Ceramic	.1 μF, 50V .22 μF, 50V	CN7	7 Pin Din C 90	6130-		
C55 C60,61		•	CN8,9	Plug Assy, 9 Pin Rt: Angle C 90	6126-		
C60,61 C62		.47 μF, 50V, 20%	CN10	Header Assy, 3 Pin			
62	Electrolytic	10 μ F, 25V, +50%,					
000		-10%		LANEOUS			
C63		.47 μF, 50V, 20%					
C64,65	Electrolytic	10 μF, 25V, +50%,	L1,2		1151-		
		- 10%	L3		1151-		
C66,67		.47 μF, 50V, 20%	L4		6127-		
C68 C69	Ceramic	.1 μF, 50V	L5	Coil Inductor 1.2 µH 90	1152-		
C70	Mica	10 pF, 500V, 5%	Y1	. Crystal 14.31818 MHz C 90	0558-		
C71	Ceramic	.1 μF, 50V					
C72	Ceramic	220 pF, 50V	SW1	Rocker Switch DPDT C 90	4500-		
C73	Ceramic	150 pF, 50V	VR1	Valaan Denvieten			
C74	Ceramic	.1 μF, 50V		Voltage Regulator	4007		
C77	Ceramic	.1 μF, 50V			1527-		
C78	Ceramic	220 pF, 50V	VR2	Voltage Regulator			
C79	Ceramic	510 pF, 50V		MC7805CT 90	1527-		
C80	Ceramic	51 pF, 50V	NA1	Modulator C 32			
C81	Ceramic	20 pF, 50V			6130		
C82	Ceramic	.1 μF, 50V	F1	Fuse, Normal Blo, 250V, 1.5A			
C83	Mica	33 pF, 500V, 5%		1 460, Horman Bio, 2007, 1.5A			
C84	Ceramic	.1 μF, 50V	FB1-23	Ferrite Bead 90	3025		
C85	Ceramic	.47 μF, 50V, 20%					
C86	Mica	39 pF, 500V, 5%		Connector Panel			
C87	Ceramic	.1 μF, 50V		(ON, OFF, Joystick) 32	.6299		
C88	Electrolytic	470 μF, 50V			26116		
C89	Ceramic	.1 μF, 50V			26265		
C90	Electrolytic	470 μF, 50V	11		26267		
C91	Electrolytic	100 μF, 16V					
C92	Ceramic	.22 μF, 50V	11				
C93	Ceramic	1800 pF, 50V	11				
		1000 p., 001		1			

:

U1, U2 - 906108-01 6526 COMPLEX INTERFACE ADAPTER (CIA)

٠.,

.


PIN


	PIN ASSIGNM	ENT	1 2-9 10-17	VSS PAO-PA7 ' PBO-PB7	port.
GND-	1	40 - CNT	18	PC	Handshake output A low pulse is
PA0- PA1-	2 3	39 – SP	19	TOD	generated after a read or write on port b. Time of day clock input. Programmable
PA2-	4		20	VCC	50hz or 60hz input. 5VDC input.
PA3- PA4-	5 6	36 - RS2	21	IRQ	Interrupt output to microprocessor input
PA5- PA6-	7	35 - RS3 34 - RES	22	R/W	READ/WRITE input from microprocessor
PA7-	8 9	33 – DBO 32 – DB1	23	CS	Chip select input. A low pulse will as
	11	31 – DB2 30 – DB3	24	FLAG	Negative edge sensitive interrupt insut
PB2- PB3- PB4-		29 – DB4 28 – DB5	25	02	either parallel port. 02 clock input. Connected to processor
PB5- PB6-	15	26 - DB7	26-33	DBO-DB7	Bidirectional data bus. Connects to pro
PB7 PC TOD	17 18 19 20	25 - 02 24 - FLAG 23 - CS 22 - R/W 21 - IRQ	34 35-38	res RSO-RS3	Low active reset input. Initializes CIA. Register select inputs. Used to select all internal registers for communications with the parallel ports, time of day clock and
L			39	SP	Serial Port bidirectional connection. An in- ternal shift register converts microarce
			40	CNT	cessor parallel data into serial data, and visa-versa. Count input. Internal timers can count pulses applied to this input. Can be used for frequency dependent operations.

U18 - 906112-01 **6581 SOUND INTERFACE** DEVICE (SID)

ASSIG CAP- 1A CAP- 1B CAP- 2A CAP- 2B RES- 5 02- 6 R/W- 7 CS- 8 A0- 9 A1- 10 A2- 11 A3- 12 A4- 13 GND- 14	28 - 12V 27 - A.OUT 26 - EXT IN 25 - 5V 24 - POT X 23 - POT Y 22 - D7 21 - D6 20 - D5 19 - D4 18 - D3 17 - D2 16 - D1 15 - D0	1,2, 3,4 5 6 7 8 9-13 14 15-22 23 24 25 26 27 28	DO-D7 POT Y POT X VCC EXT IN Audio out	Capacitor filter connections. Reset input. A low pulse initializes the SID. Processor phase 2 clock input. Processor read/write input. Chip select input. Address lines from processor. Dc ground connection. Data Bus connections. Input to a A/D converter used to detect the value of a variable resistor. Commonly connected to game paddles. Same as POT Y. 5VDC. External audio input. Audio output. Should be AC coupled to audio amp.
		20	Vdd	12VDC.

SCHEMATIC #326106 SHEET 1 OF 2







ينيو ويتركز ما

۰.

•

S





Y								
POWER								
ACTIVE (MW)	STANDBY (MAX)(MW)							
330	20							
250	28							
275	28							
300	22							
248	23							
330	20							
275	27.5							
150	20							
248	28							
242	20							
275	22							
	ACTIVE (MW) 330 250 275 300 248 330 275 150 248 242							

ODIN


---> DOUT

-∘vcc

-∞vss


RATOR

Stream.




н[°]


SCHEMATIC #326106 SHEET 2 OF 2







(









•

ভি

i,



IS SUITABLE FOR MBITZATO

CZOC. IT

77

BOARD LAYOUT #250407-04

PARTS LIST - PCB ASSEMBLY #250407-04

.

C – Indicates Commodore Stocked Part Number

INTEGRA	TED CIRCUITS		RESISTOR	S (Continue	d)			
U1,U2	6526 CIA	C 906108-01	R26	Jumper Wire		R39	390)
U3	2364 Basic ROM	C 901226-01	R27	Pot 500Ω	- 11	R41	1M	
U4	2364 Kernal ROM	C 901227-03	R28	1K		R42	82	
U5	2332 Char ROM	C 901225-01	R29	1K		R43	3.3	κ
U6	2114L-20 RAM	901453-01	R30	1K		R44	3.3	κ
U7	6510 μ Processor	C 906107-01	R31	180		R45	3.3	К
U8	7406	901522-06 sub:	R33	47K		R50	1M	
	7416	901522-14	R34	47K		R51	1.5	К
U9-U12	4164 (200 nS)	901505-01	R35	470K		R52	300)
U13	74LS257	901521-57	[,] R36	1K		R53	390)
U14	74LS258	901521-58	R37	2.7K		R100	1K	
U15	74LS139	901521-18	R38	1K		R101	22	<
U16	4066	901502-01			L			
U17	82S100 PLA	C 906114-01	RESISTOR	R PACKS				
U18	6581 SID	C 906112-01	RP1,2	220 9 Bin (Daure			
U19	6567 VIC II	C 906109-04	RP1,2	33Ω, 8 Pin (ns ino.		
U20	LM556	901523-03	000	4308R-102-				
U21-U24	4164 (200 nS)	901505-01	RP3	3.3KΩ, 8 Pir		urns No.		
U25	74LS257	901521-57	004	4308R-101-				
U26	74LS373	901521-29	RP4	3.3KΩ, 10 F	'n			
U27	74LS08	901521-03	CAPACIT	ORS				
U28	4066	901502-01				·····		
U29	74LS74	901521-06	C1-7	Ceramic	.1	μF, 25V		
U30	74LS193	901521-26	C8	Electrolytic		μF, 25V,	+ 50%.	- 109
U31	74LS629	901521-68	C9	Ceramic		μ F , 25V		• - ·
U32	MC4044	906128-01	C10,11	Ceramic) pF, 50V,	10%	
			C12	Ceramic		μ F , 25V		
TRANSIS	TORS		C13,14,15	Electrolytic	10	μF, 25V,	+ 50%,	- 109
Q1,2	2SC1815	C 902693-01 sub:	C16	Ceramic		μF, 25V		
03	TIP29 A	902653-01	C17	Electrolytic)μF, 25V,	+ 50%,	- 109
Q7,8	2SC1815	C 902693-01	C18	Ceramic		Ι μF, 25V		
	1		C19	Electrolytic		•		
DIODES			C20,21	Film		2 μF, 100V,	, 20%	
			C22	Ceramic		μ F , 25V		
CR1	2.7V Zener IN4371		C23	Ceramic) pF, 50V,		
CR2	7.5V Zener IN755	900941-01	C24	Electrolytic) μF, 25V,	+50%,	-109
CR4	Bridge S2VB10	C 251026-01	C25-33	Ceramic		1 μF, 25V		
	DBA20B	C 251026-02	C34	Electrolytic		D μF, 25V,	+ 50%,	- 109
	DBA20C	C 251026-03	C35	Ceramic		1 μF, 50V		
CR5,6	Rectifier IN4001	900750-01	C36	Ceramic) pF, 50V,		
RESISTO	RS – All values are	in ohms- 1/4 W	C37	Ceramic) pF, 50V,		
5%, unless noted otherwise.		C38	Ceramic		1 pF, 50V,	5% SL		
			C39-47	Ceramic		1 μF, 25V		
R1	3.3K R6	1K	C48	Ceramic) pF, 50V,	10% B	
R2	1.5K R7	10K	C49-54	Ceramic		1 μF, 25V		
R3	10K R16	1K	C55	Ceramic		1 μF, 50V		
R4	1K R17	2.7K	C56	Ceramic		1 μF, 25V		
R5	560 R19	15K	C57	Electrolytic		0 μF, 25V,	+ 50%,	- 10
			C58	Ceramic	•	1 μF, 50V		

PARTS LIST — PCB ASSEMBLY #250407-04 (Continued)

(

CAPACITO	ORS (Contin	ued)	CONNEC	rors .				
C59,60 C62,65		_1 μF, 25V 10 μF, 25V, +50 –10%	6, CN1 CN4 CN5	Header Assy, 20 Pin 6 Pin Din 8 Pin Din	903331-20 C 903361-01 C 325573-01			
C66,67,68	Ceramic	.1 μF, 25V	CN6	44 Pin Card Edge	C 906100-02			
C70	Film	16 pF, 5%	CN7	7 Pin Din	C 251116-01			
C74,82	Ceramic	.1 μ F, 25 V	CN8,9	Plug Assy, 9 Pin MINID	C 906126-01			
C83	Ceramic	82 pF, 5%	CN10	Header Assy, 3 Pin	903332-03			
C84	Ceramic	.1 μF, 25V						
C85	Ceramic	.47 μF, 50V, 10%	MISCELI	MISCELLANEOUS				
C88		1000 μF, 25V	L2	Coil Inductor 2.2 µH	901151-17			
C89	Ceramic	.1 μF, 25V		Coil Inductor 1.2 μ H				
C90		470 μF, 50V		Choke Coil	C 325559-02			
C91	Electrolytic	100 μF, 16V, +50	%, ===		0 020000 02			
		- 10%	Y1	Crystal 14.31818 MHz	C 900558-01			
C92	Ceramic	.1 μF, 25V						
C93	Ceramic	1800 pF, 50V, 109		Rocker Switch DPDT	904500-01			
C94	Electrolytic	• • •	%,					
		- 10%	VR1	Voltage Regulator				
C95,96	Ceramic	.1 μF, 25V		MC7812CT	901527-01			
C97		.22 μF, 25V	VR2	Voltage Regulator				
C98,99	Ceramic	.1 μF, 50V, +8	%,	MC7805CT	901527-02			
		- 20%						
C100	Ceramic	.22 μF, 25V	M1	Modulator	C 251080-01			
C101	Ceramic	.1 μF, 50V, +8	%, F1		4 5 4			
	_	-20%		Fuse, Normal Blo, 250V,	, 1.5A			
C102	Electrolytic	10 μF, 25V, +5 - 10%	%, FB1-5	Ferrite Bead	903025-01			
C103	Ceramic	- 10% .1 μF, 25V	FB7-23					
C103	Ceramic	.ι μ⊨, 20 ν						
C104	Ceramic	.1 μ F, 25 V		Connector Panel				
C108		10 μF, 25V, 209		(Power, ON, OFF)				
C200	Ceramic	.1 μF, 25V		Cartridge Guide	326116-01			
					C 251023-01			
	ļ			Shield Cap	C 251024-01			

:


C — Indicates Commodore Stocked Part Number

!


/

MODULATOR SCHEMATIC #251025

:




: S 4




CARTRIDGE/EXPANSION (44 PIN FEMALE) CN6


SCHEMATIC #251138 SHEET 1 OF 2



SCHEMATIC #251138 SHEET 1 OF 2




U7 — 906107-01 6510 Microprocessor



ZCIZ

•



٠d

n

e

C-

pt

ЭS


;

d

зt

e


SCHEMATIC #251138 SHEET 2 OF 2



BOARD LAYOUT #250425-01

DETAIL 'C' SOUND CARRIER SELECT

		OW	MODULATOR		
annos			PAL	76	
SEVERT	NTSC	P.M 251025-01	025-01	P/N 251697-01	10-265
		-02 (GER)	-02 (GER) -03 (UK)	-02(GER) -03 (-03 (UK)
JUMPER	DON'T CARE OPEN		TAOR2	DON'T	DOW'T CARE
SWITCH	SWITCH DON'T CARE	DON'T	DOWT	POSITION LOUTISON	POSITION



:

PARTS LIST - PCB ASSEMBLY #250425-01

C - Indicates Commodore Stocked Part Number

INTEGRAT		rs		RESISTOR	S (Continue	d)			
U1,U2	6526 CIA	· .	C 906108-01	R39	390		R50	1M	
U3	2364 Basic F		C 901226-01	R41	1M		R51	1.5	
U4	2364 Kernal		C 901227-03	R42	82		R60	100	1
U5	2332 Char R	OM	C 901225-01	R43	3.3K		R100	1K	
U6	2114L-20 R/	M	901453-01	R44	3.3K		R101	22K	
U7	6510 µ Proc	essor	C 906107-01	R45	3.3K				
U8	7406		901522-06 sub:	<u> </u> 4		I	· · · ·	I	
	7416		901522-14	RESISTOR	PACKS				
U9-U12	4164 (200 r	IS)	901505-01						
U13	74LS257	•	901521-57	RP1,2	33Ω, 8 Pin (
U14	74LS258		901521-58		4308R-102-				
U15	74LS139		901521-18	RP3	3.3KΩ, 8 Pi				
U16	4066		901502-01		4308R-101-				
U17	82S100 PLA		C 906114-01	RP4	3.3KΩ, 10 F	Pin, 1	/4 W		
U18	6581 SID	•	C 906112-01	RP5	1KΩ, 6 Pin				
U19	6567 VIC II		C 906109-04	CAPACIT	APC				
U20	LM556		901523-03	CAPACIT	UN3				
U21-U24	4164 (200 r	nS)	901505-01	C1-7	Ceramic	1	Ι μF, 25V		
U25	74LS257	,	901521-57	C9	Ceramic		1 μF, 25V		
U26	74LS373		901521-29	C10,11	Ceramic		•	10%	
U27	74LS08		901521-03	C12					
U28	4066		901502-01	C12	Ceramic Electrolytic	. 10	$\mu_1, 25V$	± 50%	_ 10
U31	7701/8701		C 251527-01	C15	Tantalum		7 μF, 16V,		- 10
001	//01/07/01		C 231327-01	C19	Electrolytic		• • •	20%	
TRANSISTORS			C10 C20			2 μF, 100 2 μF, 100V	20%		
	1			C22	Ceramic		1 μF, 25V	, 20 /0	
Q1	TIP29 A		902653-01	C23	Ceramic		ο pF, 50V,	10% sut	. .
Q2-4	2SC1815		C 902693-01	020	Geraine		5 pf, 001, 5 pF	1070 00.	
DIODES	•			C24	Electrolytic		2 μF, 25V,	+50%,	- 10
	1			C31,33,34			1 μF, 25V		
CR1	2.7V Zener	IN4371	906103-02	C37	Ceramic	1000) pF, 50V,	10% B	
CR2	6.8V Zener	IN754A		C38	Ceramic	5	1 pF, 50V,	5% SL	
CR4	Bridge S2V3	810 C	251026-01 sub:	C39-46	Ceramic	•	1 μF, 25V		
	DBA	20B C	251026-02 sub:	C48	Ceramic		0 pF, 50V,		
	DBA	20C	C 251026-03	C50,51,53	Ceramic	•	1 μF, 25V		
CR5,6	Rectifier IN4	001	900750-01	C59	Ceramic		1 μF, 25V		
CR9,	IN4	148 sub		C88	Electrolytic				
CR12-16,				C90	Electrolytic		0 μF, 50V		
100-105		14		C91	Electrolytic		0 μF, 16V,	+ 50%,	- 10
	1			C93	Ceramic		0 pF, 50V,	•	
RESISTORS – All values are in ohms- 1/4 W,			C101	Ceramic		1 μF, 50V,		- 20	
	5%, u	nless note	ed otherwise.	C102	Ceramic		1 μF, 25V		- `
				C150-152	1		0 pF, 50V,	10%	
R1	3.3K	R26	3.3K	C153	Ceramic		8 pF, 50V,		
R2	470	R31	180	C154	Ceramic		0 pF, 50V,		
R3	100K	R33	47K	C200	Ceramic		1 μF, 25V		
R4	1K	R34	47K	C200	Ceramic		ο pF, 50V,		
R5	560	R35	470K	C204	Ceramic		0 pF, 50V, 0 pF, 50V,		
R6	1К	R37	2.7K			22	o hu, 200'	, 370	
R7	10K	R38	1K	CT1	Trimmer	4	0 pF		

29

語行手

11

(

PARTS LIST. - PCB ASSEMBLY #250425-01 (Continued)

4

: :


(

C – Indicates Commodore Stocked Part Number

CONNEC	TORS		MISCELLANEOUS (Continued)				
CN1 CN4 CN5 CN6 CN7 CN8,9 CN10	Header Assy, 20 Pin 6 Pin Din 8 Pin Din 44 Pin Card Edge 7 Pin Din Plug Assy, 9 Pin MINID Header Assy, 3 Pin	903331-20 C 903361-01 C 325573-01 C 906100-02 C 251116-01 C 251057-01 903332-03	SW1 VR1 VR2	Rocker Switch DPDT Voltage Regulator MC7812CT Voltage Regulator MC7805CT	904500-01 901527-01 901527-02		
MISCELLANEOUS			M1	Modulator	C 251696-01		
L1 L4 L5	Coil Inductor 2.2 μH Line Filter Assy Coil Inductor 1.2 μH	901151-17 C 251701-01 901152-01		Connector Panel (Power, ON, OFF) Cartridge Guide	251095-01 326116-01		
Y1	Crystal 14.31818 MHz	C 251467-01	F1	Fuse, Normal Blo, 250V, 1.5A			

Ç,


MODULATOR SCHEMATIC #251696



NOTES

- 1. D1, D2 : MAISIK OR EQUIVALENT
- 2. D3 : MAST OR EQUIVALENT
- 3. D4, D5: ISS198 OR EQUIVALENT
- 4. D6 : HZ 7A1 OR EQUIVALENT
- 5. Q1, Q2: 2SC2405 OR EQUIVALENT
- 6. Q3, Q4:2SC 2778 OR EQUIVALENT
- 7. Q.5 : 2SC 2120 Y OR EQUIVALENT
- 8. COMPONENT PARTS VALUE : R=Q, C=F, L=H

1 of 2




CARTRIDGE/EXPANSION (44 PIN FEMALE) CN6

/

:

SCHEMATIC #251469 SHEET 1 OF 2



WLE. CNG


VDD1328A4(A12)15SYNC/ LUMOutput containing video, horizontal and vertical sync, and luminance information. Address enable output. This is usually connected to the processor AEC input, controlling the address bus. AEC - 1625A1(A9) PHO - 17Output containing video, horizontal and vertical sync, and luminance information. Address enable output. This is usually connected to the processor AEC input, controlling the address bus. AEC = 0 processor address bus disabled, refresh ram.VSS1724A0(A8) PHO - 17AEC = 0 processor address bus disabled, refresh ram.VSS2021PHIN PHCLAEC = 1 processor address bus enabled. This allows transparent refresh operations.U19906109-01 MULTIPLEXED ADDRESSES IN PARENTHESES17PHO PHOPhase 0 output. Generated from the phase in signal.19CASColumn address strobe output. Selects		PIN	1-7/39	DBO-DB7	Processor data bus connections. Bidirec-
DB6140VCCDB4338DB810CSDB4338DB810CSDB3437DB911R/WDB2536DB1011R/WDB1635DB1112BAB00734A10A100DB1633A9Iter vocessor indicating servicesLP932A8CSCS1031A713VDD1229A5(A13)VDD1328A4(A12)COLOR1427A3(A11)AEC1625A1(A9)PH01724A0(A8)RAS1922PHINADDRESSES IN PARENTHESES18RAS1922V19- 306109-0117MULTIPLEXED18RASADDRESSES IN PARENTHESES18RAS192220VSS2021PHCL2221PHINCoc clock, 14.3181 MHZ NTSC.20VSS2021PHCL2224ADARESSES IN PARENTHESES18RASB2-011ADDRESSES IN PARENTHESES18ADDRESSES IN PARENTHESES20-21ADDRESSES IN PARENTHESES17PH070ADDRESSES IN PARENTHESES18ADDRESSES IN PARENTHESES20-21 <th>AS</th> <th>SIGNMENT</th> <th>8</th> <th>IRQ</th> <th></th>	AS	SIGNMENT	8	IRQ	
DB5239DB7acknowledged thru use of this interrupt. Chip select input. A low signal selects the VIC 11.DB3437DB910CSChip select input. A low signal selects the VIC 11.DB1635DB1011R/WProcessor read/write connection. Bus available output. A low pulse output. Indicates the VIC 11 chip wants controls of the processor network to process faster video operations that the system clock can handle.UP 932A8CS1031A7R/W1130A6('11'')14COLOROutput contains chrominance, color reference burst, and color of display data. vertical sync, and cultor of display data.VDD1328A4(A12)15SYNC/ VL/UMOutput containing video, horizontal and vertical sync, and cultor of display data. Address enable output. This is usually connected to the processor AEC input. controlling the address bus. address bus.VDD1724A0(A8)AEC =1625PHINVS2021PHINAEC =17VSS2021PHINAEC =Phase 0 output. Generated from the phase in signal.U19- 906109-0117PHOPhase 0 output. Selects proper read/write operations.VSS2021PHINAEC =Column address strobe output. Selects proper read/write operations or refresh. Column address with operation.21PHCLCals clow, then Address bus. During a micr processor read or write operation. Color display, mem	[•		signal to the processor indicating service
DB4338DB810CSChip select input. A low signal selects the VIC 11.DB3437DB91R/WProcessor read/write connection.DB1635-DB1112BABus available output. A low pulse output indicates the VIC 11 chip wants controls of the processor network to process faster video operations that the system clock can handle.UP932-A8clock can handle.CS1031-A713VDD12/VC input.R/W1130-A6(''1'')14COLOROutput contains chrominance, color reference burst, and color of display data.VDD1328-A4(A12)15SYNC/Output contains chrominance, information.VDD1328-A4(A12)16AECOutput contains chrominance, color reference burst, and color of display data.VDD1328-A4(A12)16AECOutput contains chrominance, color reference burst, and color of display data.VDD1724-A0(A8)AEC = 0Processor address bus.PHO1724-A0(A8)AEC = 0Processor address bus.RAS1823-A11AEC = 0processor address bus.VSS2021-PHCLPhase 0 output. Generated from the phase in signal.U19-906109-0117PHOPhase 0 output. Selects proper row when address strobe output. Selects proper row when address the dot transfer rate to the display.20 <td></td> <td></td> <td></td> <td></td> <td></td>					
DB3437DB311R/WVC 11. Processor read/write connection. Bus available output. A low pulse output indicates the VIC 11 chip wants controls of the processor network to process faster video operations that the system clock can handle.DB1635-DB1112BADB0734A10of the processor network to process faster video operations that the system clock can handle.Clock can handle.UP932-A8Output contains chrominance, color reference burst, and color of display data.R/W1130-A6(('11'')14COLORBA1229-A5(A13)Output containing video, horizontal and vertical sync, and luminance information. Address enable output. This is usually connected to the processor AEC input, controlling the address bus.VDD1328-A4(A12)15SYNC/ SYNC/Output containing video, horizontal and vertical sync, and luminance information. Address enable output. This is usually connected to the processor AEC input, controlling the address bus.VSS2021-PHCLPhase on output. Generated from the phase in signal.U19- 906109-01 MULTIPLEXED17PH0Phase on output. Selects prop- row when address strobe output. Selects prop- row when address strobe output. Selects prop- row when address strobe output. Selects prop- row when address tow output operation.20VSS21PHCLColor clock, 14.31818 MHZ NTSC. 2221PHCL2222PHIN23-24A0-A13 </td <td>DB5-2</td> <td></td> <td></td> <td></td> <td>acknowledged thru use of this interrupt.</td>	DB5-2				acknowledged thru use of this interrupt.
DB2536DB1011RWProcessor read/write connection. Bus available output. A low pulse output indicates the VIC 11 chip wants controls of the processor network to process faster video operations that the system clock can handle.DB0734A10of the processor network to process faster video operations that the system clock can handle.CS1031A713VDDR/W1130A6(''1'')14COLORBA1229A5(A13)Output contains chrominance, color reference burst, and color of display data.VDD1328A4(A12)15SYNC/VDD1328A4(A12)16AECCOLOR1427A3(A11)16AECOutput containing video, horizontal and vertical sync, and luminance information. Address enable output. This is usually connected to the processor address bus.SYNC/LUM1526A2(A10)AEC10ACS1922PHINAEC17PHOVSS2021PHCLPHOPhase 0 output. Generated from the phase in signal.VSS2021PHCL20VSSGound connection.20VSS2021PHCLColor clock, 14.3181 MHZ NTSC.21PHO12PHO22PHIN22PHIN21PHOPrecessor address bus. During a mico processor redor write operation.21PHCL22PHINClock input. Selects <td>DB4-3</td> <td></td> <td>10</td> <td>CS ·</td> <td></td>	DB4-3		10	CS ·	
DB2- DB1- DB0-30 6DB10 	DB3-4	37 – DB9		D A A (
DB1- DB0- IRO33 7DB11 	DB2-5				
DBO IRQ734 8A10 33 a A9 clock can handle.IP Q932 A8 CS1031 A7A7IV RW1130 A6("1")14 COLOR2VDC input. Output contains chrominance, color reference burst, and color of display data vertical sync, and luminance information. Address enable output. This is usually vertical sync, and luminance information. Address enable output. This is usually connected to the processor AEC input. controlling the address bus. refersh ram. AEC = 1 processor address bus disabled, refersh ram.V19 VSS 2021 PHCL1724 A0(A8)ACC = 1 PHCL Phase in signal.U19 ADDRESSES IN PARENTHESES17 PHO PHO17PHO PHO PHO PHOU19 ADDRESSES IN PARENTHESES18 PAS PASRAS PHO PHO PHO19 CASCAS Column addressing dynamic ram for read/write operations.00 PHO PHO PAS23-24A0-A13019 CASCAS PHO PHO PHO PHO23-24020 PHO PHO PHO23-24A0-A13030 PHO PHO PHO PHO PHO PHO PHO23-24040 PHO PHO PHO PHO23-240510 PHO PHO PHO23-24040 PHO PHO PHO PHO23-240510 PHO PHO PHO PHO23-240510 PHO PHO PHO PHO PHO23-240510 PHO	DB1-6		12	DA	
IRC - 8 33 - A9 faster video operations that the system clock can handle. LP - 9 32 - A8 clock can handle. CS - 10 31 - A7 13 VDD RW - 11 30 - A6(''1'') 14 COLOR Output contains chrominance, color of display data. VDD - 13 28 - A4(A12) 15 SYNC/ Output containing video, horizontal and victal sync, and luminance information. VDD - 13 28 - A4(A12) 15 SYNC/ Output containing video, horizontal and victal sync, and luminance information. SYNC/LUM - 15 26 - A2(A10) 16 ACC Output containing video, horizontal and victal sync, and luminance information. SYNC/LUM - 17 24 - A0(A8) Address base anable output. This is usually connected to the processor address bus. ACC = 0 processor address bus. RAS - 18 23 - A11 CAS ACC = 0 processor address bus enabled. This allows transparent refresh operations. VSS - 20 21 - PHCL 18 RAS Row address strobe output. Selects prope row when address strobe output. Selects proper ow when addressing dynamic ram for read/write operation. MULTIPLEXED 19 CAS Colum address strobe output. Selects proper or read or write operation. 20 VSS Colur	DB0-7				•
LP- CS- 1032 1-A7-A8 Tclock can handle. 12VDC input.RW- BA- 121130 -A6(''1'')14 14COLOR Output contains chrominance, color reference burst, and color of display data. reference burst, and color of display data.VDD- 1328 -A4(A12)15 SYNC/ LUM VDD- 15SYNC/ LUM ULM Vertical sync, and luminance information. Address enable output. This is usually connected to the processor AEC input, controlling the address bus. AEC = 16 CAS - 19 VSS - 2021 -PHCLU19 VSS - 2021 -PHCL17 PHCL24 Phase 0 output. Generated from the phase in signal.U19 MULTIPLEXED ADDRESSES IN PARENTHESES17 PHO PHAPHO Phase 0 output. Selects prope read/write operations.19 CASCAS Column address strobe output. Selects prope row when addressing dynamic ram for read/write operations.20 21 PHCL22 PHINPHCL Color clock, 14.31818 MHZ NTSC. C21 PHCL20 22 23PHCL PHAseColor clock, 14.31818 MHZ NTSC. Color clock, 14.31818 MHZ NTSC. C21 PHCL20 23 24 24 24 A0-A1323-24 A0-A13A0-A13 Adress bus extension. Color display memor data. A3-A11 Address bus extension. Color display memor data. A3-A11	IRQ 8	33 – A9			
CS-10 31 -A7 13 VDD 12VDC input. RWW-11 30 -A6("1") 14 COLOR Output contains chrominance, color reference burst, and color of display data. VDD-13 28 -A4(A12) 15 SYNC/ Output containing video, horizontal and vertical sync, and luminance information. COLOR-14 27 -A3(A11) 16 AEC Address enable output. This is usually connected to the processor AEC input, controlling the address bus. SYNC/LUM-15 26 -A2(A10) AEC Address enable output. This is usually connected to the processor address bus disabled, refress tram. RAS 18 23 -A11 Concessor address bus disabled, refress tram. VSS 20 21 -PHCL AEC 17 PHO V19 - 906109-01 17 PHO Phase 0 output. Generated from the phase in signal. MULTIPLEXED 18 RAS Row address strobe output. Selects prope row when addressing dynamic ram for rad/write operation. 20 VSS Column address strobe output. Selects proper column when address bus. During a micr processor read or write operation. 20 VSS 22 PHIN Color clock, 14.31818 MHZ NTSC. 21 PHCL 20 VSS Ground connection. 22 <td></td> <td>32 – A8</td> <td></td> <td></td> <td></td>		32 – A8			
BA 12 29 A5(A13) reference burst, and color of display data. VDD 13 28 A4(A12) 15 SYNC/ COLOR 14 27 A3(A11) 16 AEC Output containing video, horizontal and verificate sync, and luminance information. SYNC/LUM 15 26 A2(A10) Address enable output. This is usually connected to the processor AEC input, controlling the address bus. AEC 16 25 A1(A9) controlling the address bus. PHO 17 24 A0(A8) AEC = 0 processor address bus disabled. refresh ram. RAS 18 23 A11 refresh ram. AEC = 1 processor address bus disabled. This allows transparent refresh operations. VSS 20 21 PHCL PHCL Phase 0 output. Generated from the phase in signal. MULTIPLEXED 18 RAS Row address strobe output. Selects proper column when addressing dynamic ram for read/write operations. 19 CAS Color clock, 14.31818 MHZ NTSC. 22 20 VSS Color clock, 14.31818 MHZ NTSC. 22 21 PHCL Color clock, 14.31818 MHZ NTSC. 23-24			13	VDD	12VDC input.
VDD- 13 28 -A4(A12) 15 SYNC/ LUM Output containing video, horizontal and vertical sync, and luminance information. SYNC/LUM- 15 26 -A2(A10) 16 AEC Address enable output. This is usually connected to the processor AEC input, controlling the address bus. AEC 16 25 -A1(A9) AEC AEC 0 processor address bus. PHO 17 24 -A0(A8) AEC 16 AEC 0 processor address bus disabled, refresh ram. CAS 19 22 PHIN AEC 17 PHO Phase o output. Generated from the phase in signal. U19 906109-01 17 PHO Phase o output. Generated from the phase in signal. Phase o output. Generated from the phase in signal. ADDRESSES IN PARENTHESES 18 RAS Row address strobe output. Selects prope row when address strobe output. Selects proper row when address strobe output. Selects 20 VSS 20 VSS Gound connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-2			14	COLOR	
COLOR 14 27 A3(A11) LUM vertical sync, and luminance information. Address enable output. This is usually connected to the processor AEC input, controlling the address bus. AEC YNC/LUM 15 26 A2(A10) 16 AEC AEC 16 25 A1(A9) Connected to the processor AEC input, controlling the address bus. Address enable output. This is usually controlling the address bus. PHO 17 24 A0(A8) AEC 16 25 VSS 20 21 PHIL AEC 17 PHO Phase 0 output. Generated from the phase in signal. U19 906109-01 17 PHO Phase 0 output. Generated from the phase in signal. MULTIPLEXED 18 RAS Row address strobe output. Selects prope row when addressing dynamic memory for read or write operation. 20 VSS Column address strobe output. Selects 20 VSS 21 PHCL Color clock, 14.31818 MHZ NTSC. 21 22 21 PHCL Color clock, 14.31818 MHZ NTSC. 23-24 A0-A13 Dual function address bus. During a micr processor read or write operation. 22 21 PHCL Color clock,					reference burst, and color of display data.
SYNC/LUM 15 26 A2(A10) 16 AEC Address enable output. This is usually connected to the processor AEC input, controlling the address bus. AEC 16 25 A1(A9) AEC Connected to the processor AEC input, controlling the address bus. RAS 18 23 A11 AEC 0 processor address bus disabled, refresh ram. VSS 20 21 PHCL AEC 17 PHO MULTIPLEXED 18 RAS Row address strobe output. Selects proper row when addressing dynamic ram for read/write operations. Phase in signal. ADDRESSES IN PARENTHESES 18 RAS Row address strobe output. Selects proper column when addressing dynamic ram for read/write operation. 20 VSS Column address strobe output. Selects proper column when addressing dynamic ram for read/write operation. 20 VSS Ground connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 20 VSS 23-24 A0-A13 Dual function address bus. During a micr processor ratio n ddress bus. During a micr processor read or write operation. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Select o addres 47 internal registers. When AEC = 0 = 1), A0 thru A		I	15		Output containing video, horizontal and
AEC - 16 25 - A1(A9) PHO 17 24 - A0(A8) RAS 18 23 - A11 CAS 19 22 - PHIN VSS 20 21 - PHCL U19 - 906109-01 MULTIPLEXED ADDRESSES IN PARENTHESES U19 - 906109-01 MULTIPLEXED ADDRESSES IN PARENTHESES U19 - 20 21 - PHCL U19 - 206109-01 MULTIPLEXED ADDRESSES IN PARENTHESES 20 21 - PHCL 20 21 - PHCL 20 21 - PHCL 20 21 - PHCL 20 22 - PHIN AEC = 1 processor address bus enabled. This allows transparent refresh operations. Phase 0 output. Generated from the phase in signal. Row address strobe output. Selects proper row when addressing dynamic ram for read/write operation. 20 VSS 21 PHCL 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a micro processor read or write operation (AEC = 1). A0 thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memory address bus extension. Color display			16		
AEC - 10 23 AI(149) PHO 17 24 AO((A8) RAS 18 23 A11 CAS 20 21 PHIN VSS 20 21 PHCL U19 - 906109-01 MULTIPLEXED ADDRESSES IN PARENTHESES 17 PHO PHO ADDRESSES IN PARENTHESES 18 RAS 18 RAS 19 CAS 19 CAS 10 PHCL 20 VSS 10 PHCL 20 VSS 10 PHCL 20 VSS 10 PHCL 20 VSS 20 V		1	10	ALC	
RAS 18 23 A11 refresh ram. VSS 19 22 PHIN AEC = 1 processor address bus diaded. This allows transparent refresh operations. U19 - 906109-01 17 PHO Phase 0 output. Generated from the phase in signal. ADDRESSES IN PARENTHESES 18 RAS Row address strobe output. Selects proper row when addressing dynamic ram for read/write operations or refresh. 19 CAS Column address strobe output. Selects proper column when addressing dynamic ram for read/write operation. 20 VSS Ground connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a micr processor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 20 2 is low, then A0 thru A13 are output used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memor data. A8-A11 Address bus extension. Color display memory addressing.					
CAS 19 22 PHIN VSS 20 21 PHCL This allows transparent refresh operations. U19 906109-01 17 PHO Phase 0 output. Generated from the phase in signal. MULTIPLEXED 18 RAS Row address strobe output. Selects properow when addressing dynamic ram for read/write operations or refresh. 19 CAS Column address strobe output. Selects proper column when addressing dynamic ram for read/write operation. 20 VSS Ground connection. 19 CAS Column address strobe output. Selects proper column when addressing dynamic ram for read/write operation. 20 VSS Ground connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a micro processor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memoridata. A8-A11 Address bus extension. Color display memoridata.			,		AEC = 0 processor address bus disabled,
VSS_20 21_PHCL This allows transparent refresh operations. U19 - 906109-01 MULTIPLEXED ADDRESSES IN PARENTHESES 17 PH0 Phase 0 output. Generated from the phase in signal. 18 RAS Row address strobe output. Selects proper row when addressing dynamic ram for read/write operations or refresh. 19 CAS Column address strobe output. Selects proper column when addressing dynamic ram for read or write operation. 20 VSS Ground connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a micr processor read or write operation (AEC = 1), AO thru A5 are inputs used to addres 47 internal registers. When AEC = 0 = 02 is low, then AO thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memor data. A8-A11 Address bus extension. Color display memory datressing.					
U19 – 906109-01 MULTIPLEXED ADDRESSES IN PARENTHESES 17 PH0 Phase 0 output. Generated from the phase in signal. 18 RAS Row address strobe output. Selects prope row when addressing dynamic ram for read/write operations or refresh. 19 CAS Column address strobe output. Selects proper column when addressing dynamic memory for read or write operation. 20 VSS Ground connection. 21 PHCL Colck input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a micr processor read or write operation (AEC = 1), A0 thru A13 are inputs used to addres 47 internal registers. When A2C = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memor data. A8-A11 Address bus extension. Color display memory addressing.					
U19 906109-01 MULTIPLEXED17PH0Phase 0 output. Generated from the phase in signal.ADDRESSES IN PARENTHESES18RASRow address strobe output. Selects proper row when address strobe output. Selects proper read/write operations or refresh.19CASColumn address strobe output. Selects proper column when addressing dynamic memory for read or write operation.20VSSGround connection.21PHCLColor clock, 14.31818 MHZ NTSC.22PHINClock input. Determines the dot transfer rate to the display.23-24A0-A13Dual function address bus. During a micr processor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory.35-38D8-D11Data bus extension. Color display memor data. Address bus extension. Color display memor data.	v35720	ZIFFACL			
MULTIPLEXED ADDRESSES IN PARENTHESES 18 RAS Row address strobe output. Selects proper row when addressing dynamic ram for read/write operations or refresh. 19 CAS Column address strobe output. Selects proper column when addressing dynamic memory for read or write operation. 20 VSS Ground connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a micro processor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memor data. A8-A11 Address bus extension. Color display memory addressing.		006100.01	17	PHO	
ADDRESSES IN PARENTHESES18HASHow address strobe output. Selects proper read/write operations or refresh.19CASColumn address strobe output. Selects proper column when addressing dynamic memory for read or write operation.20VSSGround connection.21PHCLColor clock, 14.31818 MHZ NTSC.22PHINClock input. Determines the dot transfer rate to the display.23-24A0-A13Dual function address bus. During a micro processor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory.35-38D8-D11Data bus extension. Color display memor data.A8-A11Address bus extension. Color display memory addressing.					
 19 CAS Column address strobe output. Selects proper column when addressing dynamic memory for read or write operation. 20 VSS Ground connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a microprocessor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memor data. A8-A11 Address bus extension. Color display memory addressing. 			18	RAS	Row address strobe output. Selects prope
 proper column when addressing dynamic memory for read or write operation. 20 VSS Ground connection. 21 PHCL Color clock, 14.31818 MHZ NTSC. 22 PHIN Clock input. Determines the dot transfer rate to the display. 23-24 A0-A13 Dual function address bus. During a microprocessor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memoridata. A8-A11 Address bus extension. Color display memory addressing. 	ADDRESSE	5 IN PARENINESES			read/write operations or refresh.
20VSSGround connection.21PHCLColor clock, 14.31818 MHZ NTSC.22PHINClock input. Determines the dot transfer rate to the display.23-24A0-A13Dual function address bus. During a micro processor read or write operation (AEC = 1), A0 thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then A0 thru A13 are outputs used to refresh dynamic memory.35-38D8-D11Data bus extension. Color display memori data.A8-A11Address bus extension. Color display memory addressing.			19	CAS	proper column when addressing dynamic
22PHINClock input. Determines the dot transfer rate to the display.23-24AO-A13Dual function address bus. During a micro processor read or write operation (AEC = 1), AO thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then AO thru A13 are outputs used to refresh dynamic memory.35-38D8-D11Data bus extension. Color display memori data. A8-A11A8-A11Address bus extension. Color display memory addressing.			20		Ground connection.
 23-24 AO-A13 23-24 AO-A13 23-24 AO-A13 Dual function address bus. During a microprocessor read or write operation (AEC = 1), AO thru A5 are inputs used to address 47 internal registers. When AEC = 0 = 02 is low, then AO thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 35-38 D8-D11 Data bus extension. Color display memory data. A8-A11 Address bus extension. Color display memory addressing. 					
processor read or write operation (AEC = 1), AO thru A5 are inputs used to addres 47 internal registers. When AEC = 0 = 02 is low, then AO thru A13 are outputs used to refresh dynamic memory. 35-38 D8-D11 Data bus extension. Color display memor data. A8-A11 Address bus extension. Color display memory addressing.					rate to the display.
35-38 D8-D11 Data bus extension. Color display memor data. A8-A11 Address bus extension. Color display memory addressing.			23-24	A0-A13	processor read or write operation (AEC = 1), A0 thru A5 are inputs used to addres 47 internal registers. When AEC = $0 = 02$ is low, then A0 thru A13 are outputs
data. A8-A11 Address bus extension. Color display memory addressing.	•				
memory addressing.			35-38		data.
40 VCC 5VDC input.					memory addressing.
			40	VCC	5VDC input.

.

/

•


)(




.

SCHEMATIC #251469 SHEET 2 OF 2

-21



C64 CIRCUIT THEORY




Joystick Interface.

U1 also controls the joystick. Parallel port A accepts inputs from the B joystick connected to control port 2. Parallel port B accepts inputs from the A joystick connected to control port 1. When the joystick is moved up, down, left, right, or the fire button is depressed, a ground potential is applied to the appropriate input of U1.

Paddle Interface.

A Variable resistor is connected to adjusting knob on the paddle. When the knob is rotated, the resistance varies controlling the time constant of an RC network. The Voltage developed across the capacitor is input to an A/D converter internal to the SID chip U18. The digital output is stored in one of the SID registers. The paddle position can be determined by the reading the contents of the appropriate register. U28 is a 4066 CMOS switch. The signals from the paddles are passed to the SID chip when the Enable inputs (E0 - E3) of U28 are "high".

NOTE: U1 port assignments are incorrect on schematics. Refer to Keyboard Matrix for correct assignments.



The Serial Interface and User Port Circuits.

The Serial Interface.

U2 is a Complex Interface Adapter (CIA). Parallel port signals PA3-PA7 control the serial bus interface. PA3 is the Attention (ATN) output. This signal is inverted by U8 before being transmitted to a device on the bus. PA4 is the Clock output. Data transmitted from the C64 to a device on the bus is synchronized by this clock signal. U8 inverts the output PA4. PA5 is the data output. U8 inverts this output also. Data transmitted from a device on the bus to the C64 is synchronized by a clock generated by the transmitting device. The Clock signal is input on PA6. Data transmitted from a device on the bus to the C64 is input on PA7. When a device on the bus wants to communicate with the C64, SRQ IN goes "low" indicating service is requested.

The User Port.

Parallel port B of U2 (PBO - PB7) is made available on the user port. Parallel data transfers with external devices are made very easily through this parallel port. SP2 and SP1 are bi-directional serial ports. CNT1 and CNT2 are bi-directional synchronizing clock signals for each serial port.

64 TROUBLESHOOTING GUIDE

• •

SYMPTOM	POSSIBLE SOLUTION
Blank screen on power up.	Check External Power Supply U4 (KERNAL ROM), U17 (PLA) U7 (6510 MPU), U3 (ROM) U8 (7406 IC), U19 (VIC II) U9-U12 (4164 RAM) U21-U24 (4164 RAM) VR2, CR4, VR1
Out of memory error on power up.	Check U9-U12 (4164 RAM) U21-U24 (4164 RAM) **** USE DIAGNOSTIC TEST — DISK
No cursor displayed. Intermittent blank screen.	Check U1, U15, U7 Check U2, U7
Powers up with graphic display and blinking cursor.	Check U14 (74LS258 IC)
Powers up with all the characters displayed as blocks.	Check U26 (74LS373 IC)
Intermittent display.	Check C88 (Possible Bad Connection)
Powers up with 'PRESS PLAY ON TAPE' message and the display blanks.	Check U7 (6510 MPU) R1 (Possible Bad Connection)
On power up the cursor locks up.	Check U7 (6510 ⁻ MPU) U20 (556 IC)
When 'RETURN' is pressed after a run command, the cursor goes back to home position.	Check U3 (ROM)
Poke command does not work.	Check U3 (ROM)
Joystick does not operate correctly.	Check U1, U28 (6526 CIA)
Wrong frequency.	Check C70
No character lettering is displayed on the screen.	Check U3 (ROM) U2 (CIA)
Graphic characters instead of letters displayed.	Check U19 (VIC II)
Power up message appears but no cursor.	Check U1, U15, U7 and U4

64 TROUBLESHOOTING GUIDE (Continued)

·

SYMPTOM	POSSIBLE SOLUTION
Cursor jumps back to home position.	Check U7 (6510 MPU)
Abnormal colors appear in the letters.	Check U6 (2114 RAM) U16 (4066 IC)
Different characters are displayed and cursor is locked when turned on and off.	Check RAM
System does not reset and the RESTORE' key does not work.	Check U20 (556 IC)
White band scrolls down the screen. 60 HZ HUM)	Check External Power Supply VR2 (5V Regulator)
Cursor disappears after the system warms up.	Check U1 (6526 CIA)
SYNTAX ERROR displayed after system warms up.	Check RAM, U3 (ROM)
Wavy screen after the system warms up.	Check External Power Supply U31 (74LS629 IC) U30 (74LS193 IC)
The system resets when it warms up and long programs do not load.	Check U7 (6510 MPU) U3 (ROM)
Keyboard does not operate correctly when the system warms up.	Check U1 (6526 CIA) U3 (ROM)
Black band scrolls through screen when system warms up.	Check External Power Supply C90, C88, CR4 VR2 (5V Regulator)
Cassette motor keeps running.	Check U7 (6510 MPU)
Cassette motor keeps running even after a program is done loading. The TIP 29 transistor gets extremely hot and the fuse may possibly blow.	Check Cassette Port for Shorts R4 (Possibly Open)
The cursor disappears when the cassette is plugged in.	Check U7 (6510 MPU)
Cassette runs extremely slow. The program seems to load but will not run.	Check U7 (6510 MPU)

64 TROUBLESHOOTING GUIDE (Continued)

1. 1.

-)

SYMPTOM	POSSIBLE SOLUTION
When loading from a cassette, the 'SYNTAX ERROR' message is displayed.	Check U20 (556 IC)
DEVICE NOT PRESENT ERROR is displayed when disk is used.	Check U1 (6526 CIA) U7 (6510 MPU) R28, R29, R30
Disk drives continue to search when trying to load.	Check U2 (6526 CIA)
When loading from disk and any key of the 4th row of the keyboard is pressed, the cursor goes to home position.	Check U20 (556 IC) R35 (Possible Bad Connection)
When loading from disk, a 'FILE NOT FOUND' message is displayed.	Check U4 (ROM) U2 (6526 CIA)
OUT OF MEMORY ERROR is displayed when disk is used.	Check U20 (556 IC)

C64 BOARD IDENTIFICATION

To date there are 4 versions of 64 PCB assemblies in use.

VERSION	IDENTIFYING FACTORS	PCB ASSY #	SCHEMATIC #
Original	5 pin board (CN5-Video port has 5 pins)	326298-01	326106
A (CR)	8 pin board (CN5-Video port has 8 pins)	250407-04	251138
В	8 pin board (Reduced oscillator circuit)	250425	251469
B-2	8 pin board (Reduced Osc. w/component changes)	250441-01*	251469

- These boards are interchangeable with casework, keyboard, etc.; however, care must be taken to provide the customer with a unit that is compatible with their monitor and cable.


- When component level repairs are necessary, be certain to acquire the appropriate part for the board you are repairing. Most modulators are different, as are many of the other components.

*The 4th version of 64 board was recently developed and only a few may be in the field. It is termed the 64B-2. All circuits remain the same as the 64B (Schematic 251469) with a few component location changes:

1) Resistors 28, 29, 30, 36, 48 were reduced to Resistor Pack RP5.

:

2) Diodes CR100-105 are no longer piggybacked. Their new locations are CR9, 12-16.



:

BOARD LAYOUT #326298-01

PARTS LIST - PCB ASSEMBLY #326298

C – Indicates Commodore Stocked Part Numbers

5


(

Ϊ

INTEGRA	TED CIRCUITS	<u>S</u>		RESISTOP	RS (Continued	d) .		
U1,U2	6526 CIA	. (C 906108-01	R14	100		R30	1K
U3	2364 Basic RO		01226-01	R16	1K		R31	180
U4	2364 Kernal R		C 901227-03	R17	1.2K		R33	47K
U5	2332 Char RC		0901225-01	R19	15K		R34	47K
U6 [.]	2114L-30 RAN	M	901453-01	R20	6.8K		R35	470K
U7	6510 μ Proces	sor (0 906107-01	R21	4.7K		R37	2.7K
U8	7406		901522-06	R22	1.5K		R38	1K
U9-U12	4164 (200 nS)	901505-01	R23	1K		R39	390
U13	74LS257		901521-57	R24	3.3K		R41	1M
U14	74LS258		901521-58	R25	Pot 1K		R43	3.3K
U15	74LS139		901521-18	R26	75		R44	3.3K
U16	4066		901502-01	R27	Pot 2K		R45	3.3K
U17	82S100 PLA		C 906114-01	R28	1K		R46	2K
U18	6581 SID		C 906112-01	R29	1K		R51	1.5K
U19	6567 VIC II		C 906109-04				L	
U20	LM556		901523-03	NOTE: Th	e input video	line r	equires a 47	70 ohm,
U21-U24	4164 (200 nS	5)	901505-01	1/4	watt, resisto	or sol	dered to gro	und.
U25	74LS257		901521-57					
U26	74LS373		901521-29	RESISTO	RPACKS			
U27	74LS08		901521-03	RP1,2	33Ω, 8 Pin (0		
U28	4066		901502-01	nr1,2			IS NO.	
U29	74LS74		901521-06	RP3	4308R-102-		una Na	
U30	74LS193		901521-00	nr3	3.3KΩ, 8 Pir		urns No.	
U31	74LS133		901521-20		4308R-101-			
U32	MC4044		906128-01	RP4	3.3KΩ, 10 P	ึก		
			CAPACIT	ORS				
TRANSIS	TORS			C1-3	Ceramic	1	μ F , 50V	
Q1	2N4401		902652-01	C4-7	Ceramic		μ, 50V μF, 50V, 2	0%
Q2	2N3904		902658-01	C8				.0% ⊦50%, −10
Q3	TIP29 B		902653-01	C9	Ceramic		μF, 50V, 2	
Q4-8	2N2222		902686-01	C10,11	Ceramic		pF, 50V	
	1			C12-15	Electrolytic		•	+50%, -10
DIODES				C16	Ceramic		μ F , 50V	
				C17	Electrolytic		•	+50%, -10
CR1	2.7V Zener IN			C18	Ceramic		μF, 50V	100%, =10
CR2	7.5V Zener IN	1755		C19	Electrolytic			
CR3	IN914			C20,21	Film		2 μF, 100V,	20%
CR4	Bridge, Varo		906129-01	C220,21	Ceramic		ι μF, 50V, μF, 50V	20 /0
CR5,6	Rectifier IN40	01		C22	Ceramic		ρF, 50V	
DECIOTO			ma 1/4 \A/	C23	Electrolytic		•	+50%, -10
RE51510	RS – All value			C24	Ceramic		•	+ 50 %, - 10
	5%, UNI	ess noted o	unerwise.		1		2 μF, 50V 7 μF, 50V	200/
R1	3.3K	R7	10K	C29	Ceramic		7 μF, 50V, 3	2070
	1 11		390	C30,31,32			1 μF, 50V	200/
R2		R8		C33	Ceramic		7 μF, 50V, 3	
R3	1	R9	75	C34	Electrolytic		•	+50%, -10
R4	1	R10	120	C35	Ceramic		1 μF, 50V	
R5	560	R11	120	C36	Ceramic		0 pF, 50V	
R6	1K	R13	1K	C37	Ceramic	100	0 pF, 50V	

:

.



 \sim