APPLIC	CATION			REVIS	SION			
NEXT ASSY.	USED ON	LTR	D	ESCRIPTION			DATE	APPROVED
	C65	1	PRELIM	INARY RELI	EASE		1-31-91	Flotts
								•
1.0 DESCRIPT This specificati It functions as a Specifi * List-1 * Abili * Abso * Block * Wind * DMA * DMA * DMA * DMA * Interr cancel * Data * Indep * Indep * Indep * Indep * Indep * Indep * Indep	TION on describes the rec a DMA controller w cally, special featur based fetching of D ty to CHAIN multip lute Address access as can be up to 64 k lowed Block capabin agic operations yiel agic operations can upted DMAgic oper led. ReQuest handshakin bendent memory/ma bendent memory tra bendent MODulus e bendent HOLD (fixe RATION ll be configured in a	puirements F(rith a few tric es include: MA comman ple DMA com to entire Sys bytes long. lity using MC d to VIC vide optionally yis rations can b ng support fo pped IO selee nfer DIRection nable for sou ed pointer) fo	DR a custom DMA Ga ks up its sleeve, hence d sequences. mmand sequences. atem Memory. DDulus function. co and eXternal DMA eld to system interrup e continued/resumed, or IO devices. ction for source and dest irce and destination. or source and destinati -pin dual in-line pack	ate array IC uso c, DMAgic. accesses. ts. or estination. ination. on.	ed in the	C65.		
Refer to Approv	ved Vendor List for	sources.						
COMMODORE P. N	. STATUS							
390957-01	ACTIVE							
390957-02	ACTIVE							
UNLESS OTHERWISE INCHES.	SPECIFIED DIMENS	ONS ARE IN	DRAWN Mike Rivers	DATE	(Coi	nmod	ore
ANGLES +/- 1 DEGRE	E		SYSTEM ENG.	DATE				
2 PLACE DECIMALS 4 3 PLACE DECIMALS 4	-/- 0.02 -/- 0.010	_	TEST ENG	DATE	-	WES	200 WILSON DRI I CHESTER, PA. (215) 431-9100	VE 19380
COPYRIGHT 1991 COMMODORE ELECT	RONICS LTD	EUN	COMP. ENG Drew Shannon	DATE	TITLE:			
PUBLISHED AND CON COMMODORE ELECT	RONICS LIMITED, US	TY OF SE,	CIRCUIT ENG.	DATE	- 1C, D	MAgic,	GATE ARRA	Y,4151 F018
REPRODUCTION OR I	DISCLOSURE OF THIS PRIOR WRITTEN PER	MISSION OF			SIZE	DRAV	WING NUMBER	
COMMODORE IS STR RESERVED.	ICTLY PROHIBITED.	ALL RIGHTS			SCA	ALE	39095 SHEET	7 1 OF 5



 SIZE
 DRAWING NUMBER
 REV.
 SCALE
 SHEET 2 OF 5

 390957
 1



	MILLIM	FTERS	17/ C	HES
OIM	MIN	MAX	MIN	MAX
A	61.34	62.10	2.415	2.445
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.55	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
Н	1.79	BSC	0.070	BSC
J	0.20	0.38	0.008	0.015
K	2.92	3.42	0.115	0.135
L	15.24	BSC	0.600	BSC
M	00	150	0°	15°
N	0.51	1.01	0.020	0.040

NOTES:

- 1. IS END OF PACKAGE DATUM PLANE. IS BOTH A DATUM AND SEATING PLANE.
- 2. POSITIONAL TOLERANCE FOR LEADS 1 AND 48:

 $\left(\begin{array}{c|c} \phi & 0.51 & (0.020) \\ \hline \end{array} \right) T & \Theta & A \\ \hline POSITIONAL TOLERANCE FOR LEAD \\ PATTERN: \end{array}$

- ₱ 0.25 (0.010) T B ☉
- 3. OIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 4. DIMENSION L IS TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.
- 6. CONTROLLING DIMENSION: INCH.

FIGURE 2 PACKAGE DIMENSIONS

Commodore		TTTLE IC, DMAgic, GATE ARRAY,4151 F018		
SIZE	DRAWING NUMBER	REV.	SCALE	SHEET 3 OF 5
	390957	1		

1.3 APPLICABLE DOCUMENTS

Commodore Engineering Policy 1.02.007

Integrated Circuit Qualification Procedure Commodore Engineering Policy 1.02.008 Integrated Circuit Process Test Specification

PIN DESCRIPTIONS 2.0

NAME	PIN	DIRECTION	DESCRIPTION
CPUCLK	7	IN	Main system clock (1 or 3.5 MHz)
RESET	45	IN	System Reset
NOIO	5	IN	Select signal for memory-mapped IO
AEC*	47	IN	Request for video DMA
XDMA1*	8	IN	Request for eXternal DMA #1
XDMA2*	21	IN	Request for eXternal DMA #2
IRQ*	22	IN	Standard Interrupt Request
NMI*	9	IN	Non-maskable Interrupt request
DRQ	20	IN	Data request handshake signal
WAIT*	23	OUT	When low, indicates that DMA is spin-waiting
MAP*	6	OUT	Select signal for MAPPER memory or 10 memory
SDMA*	10	OUT	System DMAagic bus request
SA23-20	28-25	OUT	System-Chunk address bits
A19-16	1-4	I/O	System-Bank address bits
A15-0	44-29	I/O	4510 standard address bus
D7-0	11-18	I/O	System data bus
RW*	19	1/O	System Read/Write line

3.0 PHYSICAL REQUIREMENTS

MARKING 3.1

Parts shall be marked with Manufacturer's Part Number, Manufacturer's Identification, and EIA Date Code. Pin No. 1 shall be identified.

PACKAGING 3.2

The interconnected logic circuitry shall be contained in a standard, plastic ZIP (Zig-Zag in-line package) Package with exterior dimensions per Figure 2.

4.0 ENVIRONMENTAL REQUIREMENTS

Units furnished to the requirements of this specification shall meet the following environmental resistance requirements (vendors shall furnish supporting documentation upon request):

Operating Temperature Operating Humidity Operating Altitude Storage Temperature Storage Humidity Storage Altitude

0 to 70 deg. C 5 to 95% RH non-condensing 0 to 3000 meters - 20 to + 85 dcg. C 5 to 95% RH non-condensing 0 to 15,000 meters

Commodore		TITLE IC, DMAgic, GATE ARRAY,4151 F018		
SIZE	DRAWING NUMBER	REV.	SCALE	SHEET 4 OF 5
	390957	1		

4.1 PROCESS QUALIFICATION TESTS

Integrated circuits supplied to the requirements of this specification shall meet the requirements of Engineering Policy No. 1.02.008. Supporting documentation shall be supplied by vendor upon request.

4.2 ENVIRONMENTAL TEST CONDITIONS

Devices shall comply with the following environmental resistance tests per Commodore Engineering Policy 1.02.007.

- 1. Temperature/humidity (85 deg. C and 95% RH non-condensing) for 168 hours.
- 2. Operating life (1000 hours at 70 deg. C ambient temperature)
- 3. Soldcrability per MIL-STD-883, Method 2003
- 4. Pressure cooker (15 psig, 120 deg. C, and 100% RH for 24 hours)
- 5. Solvent resistance per MIL-STD-883, Method 2015, using water and trichloroethane
- 6. Solder temperature resistance (250 deg. C for five seconds)
- 7. ESD requirement MIL-STD 1686 Group 3

Note: Devices shall meet this specification's operating performance requirements after the above tests are completed.

4.3 MINIMUM ACCEPTANCE LEVEL

The minimum acceptance level of any lot shall be an AQL of 0.65 as defined by MIL-STD 105 single sampling techniques.

4.4 AGE OF DEVICES

Unit shall be rejected if EIA Date Code indicates an age of three (3) or more years.

Commodore			TITLE IC, DMAgic, GATE ARRAY,4151 F018		
SIZE	DRAWING NUMBER	REV.	SCALE	SHEET 5 OF 5	
	390957	1			

APPROVED VENDOR LIST

This sheet must be removed from this document before the document is shown or transmitted to a vendor.

Commodore Part Number	Vendor	Vendor Part Number
390957-01	CSG	4151 F018
390957-02	CSG	4151 F018A

	Commodore		TITLE IC, DMA	gie, GATE ARRAY,4151 F018
SIZE	DRAWING NUMBER	REV.	SCALE	SHEET I OF I