

This product is not available for resale

6550 RANDOM ACCESS MEMORY

(1024 X 4)

The 6550 is a high performance, low power, 4K bit, static, read/write random access memory organized as 1024 words by 4 bits per word. It operates on a single 5V power supply and requires minimum buffering and CS decoding.

All interface signal levels are identical to TTL specification, providing high noise immunity and simplified system design. All inputs are purely capacitive MOS loads with no DC current requirements. The output will drive two standard TTL loads and 100 pf.

The 6550 cycle operation is controlled by the \emptyset_2 Clock. Addresses are presented to the address pin when \emptyset_2 Clock is low and are latched on chip to the rising edge of the \emptyset_2 Clock. The Chip Select and Read/Write signals are static and can be presented to the memory at any time. Data In and Data Out signals share common I/O pins and are unable to receive or transmit data when \emptyset_2 Clock is high.

The 6550 outputs are in the high impedance state whenever the memory is de-selected, β_2 Clock is low or Read/Write is low.

FEATURES

1K × 4 Organization	Fully Static Data Storage - No Refreshing
Single 5V Power Supply	High Speed - Access Times Down to 200 ns
Full TTL Compatibility	Low Operating Power - 450 mW Typical
Four CS Inputs	Single Phase TTL Level Clock

High Output Drive - Two Standard TTL Load and 100 pf

		PIN	CONNECTIONS		Function
Pin	Function	Pin	Function	Pin	
1	A ₀	8	A ₆	15	DB2
2	A1	. 9	A ₇	16	DB ₃
3	A ₂	10	A8	17	V _{DD}
4	A ₃	11	Ag	18	CS4
5	A4	12	R/W	19	CS ₃
6	A ₅	13	DBO	20	CS ₂
7	Ø2	14	DB1	21	CS1
				22	v _{ss}